

*B1 Ant
Inter
Circuit*

applying said second periodic signal received at said second input terminal to a control electrode of said transistor of the or each even amplifier stage, to modulate the propagation delays through the associated amplifier stages about half the period of said first and second periodic signals so that when the propagation delay through the or each even amplifier stage decreases, the propagation delay through the or each odd amplifier stage increases; and

- (iv) an output terminal connected to the output of said last amplifier stage for outputting a generated frequency divided signal;

wherein said first and second generating means are arranged to generate the respective first and second periodic signals as analogue periodic signals having an amplitude which causes said transistors to be not fully open or fully closed but to act as variable resistances.

REMARKS

Claims 31-58 have been cancelled without prejudice, and new claims 59-84 have been added. Claims 59-84 are now pending.

Respectfully submitted,

JAMES DIGBY COLLIER ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 349-9592

Date Aug. 22, 2002 By Ann M. McCrackin
Ann M. McCrackin
Reg. No. 42,858

Alle *Alan*
MacDougall

"Express Mail" mailing label number: EV 149 509 366 US

Date of Deposit: August 22, 2002

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to Box CPA, Commissioner for Patents, Washington, D. C. 20231.